Follow the latest coverage, related explainers and connected technology stories.
Moores Lab AI is developing tools to automate stages of chip design and verification, saying its customers have been able to reach their first bug within 48 hours instead of waiting months. But the company acknowledges that AI reliability remains a critical challenge in an industry that does not tolerate mistakes.
A technical paper from SignatureIP explains that growing unit counts and workload diversity, particularly in artificial intelligence, automotive, and chiplet-based designs, are driving SoC designs beyond traditional buses and crossbars toward NoC networks and directory-based coherency.