Follow the latest coverage, related explainers and connected technology stories.
Researchers from Georgia Institute of Technology and Synopsys propose a six-transistor SRAM cell with a monolithic three-dimensional design at the 2nm node, using indium gallium oxide pass-gates in back-end-of-line layers. The research reports a 25% area reduction and a 42.2% reduction in write latency at the subarray level compared with a high-performance silicon baseline.