Follow the latest coverage, related explainers and connected technology stories.
The transition to sub-2-nanometer manufacturing nodes is merging the roles of testing, measurement, inspection, and manufacturing, as chips become more sensitive to variations and defects. Analysis by Semiconductor Engineering indicates that managing data throughout the chip life cycle, from design to operation, has become essential for maintaining yield and reliability.
An analysis presented during Hot Chips 2026 reveals that increasing HBM memory layers is no longer merely a matter of density and capacity, but has become a manufacturing-, packaging-, cooling-, and yield-level problem. Rising AI demand for HBM is also putting pressure on traditional DRAM supplies, at a time when new fabs require years before production begins.