Follow the latest coverage, related explainers and connected technology stories.
Production capacity for substrates is no longer sufficient to meet advanced packaging needs; package size, layer count, interconnect precision, and integrated functions make each design increasingly similar to a specialized manufacturing process. This affects materials, equipment, qualification, and supply sources, particularly in artificial intelligence, high-performance computing, integrated optics, and automotive packages.
Semiconductor Engineering’s analysis finds that the expansion of AI workloads depends not only on computing capabilities, but also requires higher-density storage and packaging technologies capable of accommodating thinner NAND dies and taller structures. The article highlights hybrid bonding, die stacking, and the role of outsourced semiconductor assembly and test companies as decisive factors in turning density-increase promises into manufacturable products.
The semiconductor packaging industry is exploring negative thermal expansion materials that can reduce mismatches between the expansion of the die, substrate, and surrounding mold compound, a problem that is worsening as package and panel sizes increase. However, widespread adoption of these materials still depends on their ability to operate across a broad temperature range, mix homogeneously, and control impurities.
It is not enough for a digital twin to emulate the theoretical design of a package; it must remain synchronized with what production lines actually manufacture, while linking chip, material, supplier, and test data. The article reveals that insufficient context, overlapping physical effects, and the need for continuous calibration are the main obstacles to building a digital twin for advanced chip packages.